An open-standard Instruction Set Architecture (ISA) for processors, available under open source licenses. RISC-V has a growing ecosystem of CPU core designs and is supported by many companies as an alternative to proprietary ISAs (like x86, ARM). RISC-V IP cores can be implemented in SoCs without licensing fees, spurring its adoption in industry for customization and sovereignty.
3 articles
At a workshop in Boston on February 27, something subtle but important happened. Developers sat down in front of a RISC-V laptop, installed Fedora, and ran a local large language model. No simulation. No dev board tethered to a monitor. A laptop. For more than a decade, RISC-V advocates have...
Telink unveiled TL322X SoC and ML3228A module at Embedded World 2026, featuring dual-core RISC-V, multi-protocol support including Bluetooth, Zigbee, Thread, Matter, 2.4GHz Proprietary, and automotive-grade AEC-Q100 certification for IoT applications. The post Telink TL322X+ML3228A Launched at Embedded World 2026 appeared first on EE Times.
In forty plus years as a semiconductor professional I have never seen a semiconductor design ecosystem build as fast and as strong as RISC-V. As a result, RISC-V Now! has emerged as a pivotal gathering, a conference with a clear and ambitious mission: To transform the open, modular, and flexible...