More Stories

Page 22 of 34
Semiconductor Engineering

Systematic Training and Validation of AI-based Systems With Digital Twins and Scenario Engineering

Mar 17, 2026

A new technical paper, “Towards Structured Training and Validation of AI-based Systems with Digital Twin Scenarios,” was published by researchers at RWTH Aachen University and RIF e.V. Abstract “Artificial intelligence (AI) has emerged as a pivotal technology for autonomous systems across various domains, but quality assurance remains challenging due to...

Semiconductor Engineering

Pathfinding Method That Models ECC Overhead for Chiplet Interconnects (UCLA)

Mar 17, 2026

A new technical paper, “Link Quality Aware Pathfinding for Chiplet Interconnects,” was published by researchers at UCLA. Abstract “As chiplet-based integration advances, designers must select among short-reach die-to-die interconnect technologies with widely varying shoreline and areal bandwidth density, energy per bit, reach, and raw bit error rate (BER). Meeting stringent...

EE Times

ABLIC Expands Market Presence with High-Value Analog Solutions in Europe and the US

Mar 16, 2026

ABLIC develops high-value-added analog semiconductors and has become a global leader in niche fields. Over the past few years, the company has laid the groundwork for business expansion through acquisitions and organizational restructuring. In 2026, ABLIC is poised to translate these efforts into a clear growth trajectory while accelerating business expansion in Europe and the United States. We spoke with Seiji Tanaka, Representative Director and President of ABLIC,...