Packaging

Advanced chip packaging

37 articles

Semiconductor Engineering

Simplifying ESD Protection and Inter-Chiplet Signaling In Future 2.5D/3D Packaging Technologies (Arizona State, Univ. of Minnesota)

Nov 25, 2025

Researchers from Arizona State University and the University of Minnesota have published a paper discussing advancements in ESD protection and signal integrity for 2.5D/3D packaging technologies. The paper highlights how scaling these advanced packaging technologies can enhance interconnection resources for heterogeneous integration in VLSI systems.

Page 1 of 2 Next →